فهرست نشریات علمی دسترسی آزاد ایران

The output of a Digital Delta-Sigma Modulator (DDSM) is always a periodic signal, and the input is constant. A hybrid DDSM is a premiere to its conventional counterpart for having a potential speed, by the choice of its smaller bus. Random techniques and deterministic methods are two strategies to maximize the periodicity. The dither signal is used in the random approach to enhance the signal cycle. The deterministic procedure causes the modulator's internal structure to alter. The majority of randomized approaches eliminate spurious tones. A novel approach for the DDSM modulator is suggested in this paper to improve the output period while reducing the undesired tones. Modulators with different word lengths are proposed in this paper. The length of the input word is divided into several parts, and each part is entered into a modulator to reduce hardware consumption. Consequently, the power consumption is decreased. Moreover, in this structure, the dither signal is used to change the alternating state of the output and reduce the spurious tones. Also, a four-stage modulator is proposed, each part of which has special characteristics. In this paper, a hybrid digital sigma-delta modulator is proposed that has lower power consumption than previous methods and reduces the number of transistors. In addition, there are fewer spurious tones in the output power spectrum of this modulator. The simulation results with 0.18 µm CMOS technology by HSPICE application show that 2530 transistors are used, which is a 15% decrease compared to the conventional method.